

#### LT6200/LT6200-5 LT6200-10/LT6201

165MHz, Rail-to-Rail Input and Output, 0.95nV/√Hz Low Noise, Op Amp Family

#### FEATURES

- Low Noise Voltage: 0.95nV/√Hz (100kHz)
- Gain Bandwidth Product:

LT6200/LT6201	165MHz	$A_V = 1$
LT6200-5	800MHz	$A_V \ge 5$
LT6200-10	1.6GHz	$A_V \ge 10$

- Low Distortion: -80dB at 1MHz, R<sub>L</sub> =  $100\Omega$
- Dual LT6201 in Tiny DFN Package
- Input Common Mode Range Includes Both Rails
- Output Swings Rail-to-Rail
- Low Offset Voltage: 1mV Max
- Wide Supply Range: 2.5V to 12.6V
- Output Current: 60mA Min
- SOT-23 and SO-8 Packages
- Operating Temperature Range 40°C to 85°C
- Power Shutdown, Thermal Shutdown

#### **APPLICATIONS**

- Transimpedance Amplifiers
- Low Noise Signal Processing
- Active Filters
- Rail-to-Rail Buffer Amplifiers
- Driving A/D Converters

#### DESCRIPTION


The LT<sup>®</sup>6200/LT6201 are single and dual ultralow noise, rail-to-rail input and output unity gain stable op amps that feature 0.95nV/ $\sqrt{\text{Hz}}$  noise voltage. These amplifiers combine very low noise with a 165MHz gain bandwidth, 50V/µs slew rate and are optimized for low voltage signal conditioning systems. A shutdown pin reduces supply current during standby conditions and thermal shutdown protects the part from overload conditions.


The LT6200-5/LT6200-10 are single amplifiers optimized for higher gain applications resulting in higher gain bandwidth and slew rate. The LT6200 family maintains its performance for supplies from 2.5V to 12.6V and are specified at 3V, 5V and  $\pm$ 5V.

For compact layouts the LT6200/LT6200-5/LT6200-10 are available in the 6-lead ThinSOT<sup>TM</sup> and the 8-pin SO package. The dual LT6201 is available in an 8-pin SO package with standard pinouts as well as a tiny, dual fine pitch leadless package (DFN). These amplifiers can be used as plug-in replacements for many high speed op amps to improve input/output range and noise performance.


∠7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. ThinSot is a Trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

#### TYPICAL APPLICATION





## Distortion vs Frequency




TECHNOLOGY

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	12.6V
Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> ) (LT6201DD)	
Input Current (Note 2)	±40mA
Output Short-Circuit Duration (Note 3)	Indefinite
Pin Current While Exceeding Supplies	
(Note 12)	±30mA
Operating Temperature Range (Note 4)40	D°C to 85°C

Specified Temperature Range (Note 5)40°C to 85°C Junction Temperature
Junction Temperature (DD Package) 125°C
Storage Temperature Range–65°C to 150°C
Storage Temperature Range
(DD Package)
Lead Temperature (Soldering, 10 sec) 300°C

### PIN CONFIGURATION



### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT6200CS6#PBF	LT6200CS6#TRPBF	LTJZ	6-Lead Plastic SOT-23	-40°C to 85°C
LT6200IS6#PBF	LT6200IS6#TRPBF	LTJZ	6-Lead Plastic SOT-23	-40°C to 85°C
LT6200CS6-5#PBF	LT6200CS6-5#TRPBF	LTACB	6-Lead Plastic SOT-23	-40°C to 85°C
LT6200IS6-5#PBF	LT6200IS6-5#TRPBF	LTACB	6-Lead Plastic SOT-23	-40°C to 85°C
LT6200CS6-10#PBF	LT6200CS6-10#TRPBF	LTACC	6-Lead Plastic SOT-23	-40°C to 85°C
LT6200IS6-10#PBF	LT6200IS6-10#TRPBF	LTACC	6-Lead Plastic SOT-23	-40°C to 85°C
LT6200CS8#PBF	LT6200CS8#TRPBF	6200	8-Lead Plastic SO	-40°C to 85°C
LT6200IS8#PBF	LT6200IS8#TRPBF	62001	8-Lead Plastic SO	-40°C to 85°C
LT6200CS8-5#PBF	LT6200CS8-5#TRPBF	62005	8-Lead Plastic SO	-40°C to 85°C
	•			6200



### **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT6200IS8-5#PBF	LT6200IS8-5#TRPBF	620015	8-Lead Plastic SO	-40°C to 85°C
LT6200CS8-10#PBF	LT6200CS8-10#TRPBF	620010	8-Lead Plastic SO	-40°C to 85°C
LT6200IS8-10#PBF	LT6200IS8-10#TRPBF	200110	8-Lead Plastic SO	-40°C to 85°C
LT6201CDD#PBF	LT6201CDD #TRPBF	LADG	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LT6201CS8#PBF	LT6201CS8 #TRPBF	6201	8-Lead Plastic SO	-40°C to 85°C
LT6201IS8 #PBF	LT6201IS8 #TRPBF	62011	8-Lead Plastic SO	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_S = 5V$ , 0V; $V_S = 3V$ , 0V; $V_{CM} = V_{OUT} = half supply$ , $V_{\overline{SHDN}} = OPEN$ ,

unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$V_{S} = 5V$ , $V_{CM}$ =Half Supply $V_{S} = 3V$ , $V_{CM}$ = Half Supply		0.1 0.9	1 2.5	mV mV
		$V_{S} = 5V, V_{CM} = V^{+} to V^{-}$ $V_{S} = 3V, V_{CM} = V^{+} to V^{-}$		0.6 1.8	2 4	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>-</sup> to V <sup>+</sup>		0.2 0.5	1.1 2.2	mV mV
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = Half Supply V <sub>CM</sub> = V <sup>+</sup> V <sub>CM</sub> = V <sup>-</sup>	-40 -50	-10 8 -23	18	μΑ μΑ μΑ
$\Delta I_B$	I <sub>B</sub> Shift	$V_{CM} = V^-$ to V <sup>+</sup>		31	68	μA
	I <sub>B</sub> Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^- \text{ to } V^+$		0.3	5	μA
I <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = Half Supply V <sub>CM</sub> = V <sup>+</sup> V <sub>CM</sub> = V <sup>-</sup>		0.1 0.02 0.4	4 4 5	μΑ μΑ μΑ
	Input Noise Voltage	0.1Hz to 10Hz		600		nV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 100kHz, V <sub>S</sub> = 5V f = 10kHz, V <sub>S</sub> = 5V		1.1 1.5	2.4	nV/√Hz nV/√Hz
i <sub>n</sub>	Input Noise Current Density, Balanced Source Unbalanced Source	f = 10kHz, V <sub>S</sub> = 5V f = 10kHz, V <sub>S</sub> = 5V		2.2 3.5		pA/√Hz pA/√Hz
	Input Resistance	Common Mode Differential Mode		0.57 2.1		MΩ kΩ
C <sub>IN</sub>	Input Capacitance	Common Mode Differential Mode		3.1 4.2		pF pF
A <sub>VOL</sub>	Large-Signal Gain	$ \begin{array}{l} V_S = 5V,  V_0 = \ 0.5V \ to \ 4.5V,  R_L = 1k \ to \ V_S/2 \\ V_S = 5V,  V_0 = 1V \ to \ 4V,  R_L = 100\Omega \ to \ V_S/2 \\ V_S = 3V,  V_0 = 0.5V \ to \ 2.5V,  R_L = 1k \ to \ V_S/2 \end{array} $	70 11 17	120 18 70		V/mV V/mV V/mV
CMRR	Common Mode Rejection Ratio		65 85 60	90 112 85		dB dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{S} = 5V, V_{CM} = 1.5V$ to 3.5V	80	105		dB
PSRR	Power Supply Rejection Ratio	$V_{S}$ = 2.5V to 10V, LT6201DD $V_{S}$ = 2.5V to 7V	60	68		dB
	PSRR Match (Channel-to-Channel) (Note 11)	$V_{\rm S}$ = 2.5V to 10V, LT6201DD $V_{\rm S}$ = 2.5V to 7V	65	100		dB



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_S = 5V$ , 0V; $V_S = 3V$ , 0V; $V_{CM} = V_{OUT} = half supply$ , $V_{\overline{SHDN}} = OPEN$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
	Minimum Supply Voltage (Note 6)		2.5			V
V <sub>OL</sub>	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5mA$ $V_{S} = 5V, I_{SINK} = 20mA$ $V_{S} = 3V, I_{SINK} = 20mA$		9 50 150 160	50 100 290 300	mV mV mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5mA$ $V_S = 5V$ , $I_{SOURCE} = 20mA$ $V_S = 3V$ , $I_{SOURCE} = 20mA$		55 95 220 240	110 190 400 450	mV mV mV mV
I <sub>SC</sub>	Short-Circuit Current	$V_{S} = 5V$ $V_{S} = 3V$	±60 ±50	±90 ±80		mA mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	$V_{S} = 5V$ $V_{S} = 3V$ $V_{\overline{SHDN}} = 0.3V$		16.5 15 1.3	20 18 1.8	mA mA mA
ISHDN	SHDN Pin Current	V <sub>SHDN</sub> = 0.3V		200	280	μA
VL	V <sub>SHDN</sub> Pin Input Voltage LOW				0.3	V
V <sub>H</sub>	V <sub>SHDN</sub> Pin Input Voltage HIGH		V+-0.5			V
	Shutdown Output Leakage Current	V <sub>SHDN</sub> = 0.3V		0.1	75	μA
t <sub>ON</sub>	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, $R_L = 100\Omega$ , $V_S = 5V$		130		ns
t <sub>OFF</sub>	Turn-Off Time	$V_{SHDN} = 4.5V$ to 0.3V, $R_L = 100\Omega$ , $V_S = 5V$		180		ns
GBW	Gain Bandwidth Product	Frequency = 1MHz, V <sub>S</sub> = 5V LT6200-5 LT6200-10		145 750 1450		MHz MHz MHz
SR	Slew Rate	$V_{S} = 5V, A_{V} = -1, R_{L} = 1k, V_{0} = 4V$	31	44		V/µs
		$V_{S} = 5V, A_{V} = -10, R_{L} = 1k, V_{0} = 4V$ LT6200-5 LT6200-10		210 340		V/µs V/µs
FPBW	Full Power Bandwidth (Note 9)	V <sub>S</sub> = 5V, V <sub>OUT</sub> = 3V <sub>P-P</sub> (LT6200)	3.28	4.66		MHz
ts	Settling Time (LT6200, LT6201)	$0.1\%, V_{S} = 5V, V_{STEP} = 2V, A_{V} = -1, R_{L} = 1k$		165		ns

The  $\bullet$  denotes the specifications which apply over 0°C < T<sub>A</sub> < 70°C temperature range. V<sub>S</sub> = 5V, 0V; V<sub>S</sub> = 3V, 0V; V<sub>CM</sub> = V<sub>OUT</sub> = half supply, V<sub>SHDN</sub> = 0PEN, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage	$\label{eq:VS} \begin{array}{l} V_S = 5V,  V_{CM} = \text{Half Supply} \\ V_S = 3V,  V_{CM} = \text{Half Supply} \end{array}$	•		0.2 1	1.2 2.7	mV mV
			•		0.3 1.5	3 4	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>-</sup> to V <sup>+</sup>	•		0.2 0.4	1.8 2.8	mV mV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 8)	V <sub>CM</sub> = Half Supply	•		2.5	8	µV/⁰C
IB	Input Bias Current	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•	-40 -50	-10 8 -23	18	μΑ μΑ μΑ
	I <sub>B</sub> Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^- \text{ to } V^+$	•		0.5	6	μA
ΔI <sub>B</sub>	I <sub>B</sub> Shift	$V_{CM} = V^- \text{ to } V^+$	•		31	68	μA
I <sub>OS</sub>	Input Offset Current	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•		0.1 0.02 0.4	4 4 5	μΑ μΑ μΑ
							62001fb



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over 0°C < T<sub>A</sub> < 70°C temperature range. V<sub>S</sub> = 5V, 0V; V<sub>S</sub> = 3V, 0V; V<sub>CM</sub> = V<sub>OUT</sub> = half supply, V<sub>SHDN</sub> = OPEN, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ΤΥΡ	MAX	UNITS
A <sub>VOL</sub>	Large-Signal Gain	$ \begin{array}{l} V_S = 5 V,  V_0 = 0.5 V \ to \ 4.5 V, R_L = 1 k \ to \ V_S/2 \\ V_S = 5 V,  V_0 = 1.5 V \ to \ 3.5 V, R_L = 100 \Omega \ to \ V_S/2 \\ V_S = 3 V,  V_0 = 0.5 V \ to \ 2.5 V, R_L = 1 k \ to \ V_S/2 \end{array} $	•	46 7.5 13	80 13 22		V/mV V/mV V/mV
CMRR	Common Mode Rejection Ratio	$ \begin{array}{l} V_S = 5V,  V_{CM} = V^- \ \ to \ V^+ \\ V_S = 5V,  V_{CM} = 1.5V \ \ to \ \ 3.5V \\ V_S = 3V,  V_{CM} = V^- \ \ to \ V^+ \end{array} $	•	64 80 60	88 105 83		dB dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{S} = 5V, V_{CM} = 1.5V \text{ to } 3.5V$	٠	80	105		dB
PSRR	Power Supply Rejection Ratio	$V_S$ = 3V to 10V, LT6201DD $V_S$ = 3V to 7V		60	65		dB
	PSRR Match (Channel-to-Channel) (Note 11)	$V_{\rm S}$ = 3V to 10V, LT6201DD $V_{\rm S}$ = 3V to 7V	•	60	100		dB
	Minimum Supply Voltage (Note 6)		٠	3			V
V <sub>OL</sub>	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5mA$ $V_S = 5V$ , $I_{SINK} = 20mA$ $V_S = 3V$ , $I_{SINK} = 20mA$	• • •		12 55 170 170	60 110 310 310	mV mV mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5mA$ $V_S = 5V$ , $I_{SOURCE} = 20mA$ $V_S = 3V$ , $I_{SOURCE} = 20mA$	• • •		65 115 260 270	120 210 440 490	mV mV mV mV
I <sub>SC</sub>	Short-Circuit Current	$ \begin{array}{c} V_S = 5V \\ V_S = 3V \end{array} $	•	±60 ±45	±90 ±75		mA mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	$V_{S} = 5V$ $V_{S} = 3V$ $V_{\overline{SHDN}} = 0.3V$	•		20 19 1.35	23 22 1.8	mA mA mA
ISHDN	SHDN Pin Current	$V_{SHDN} = 0.3V$	•		215	295	μA
VL	V <sub>SHDN</sub> Pin Input Voltage LOW					0.3	V
V <sub>H</sub>	V <sub>SHDN</sub> Pin Input Voltage HIGH		٠	V+-0.5			V
	Shutdown Output Leakage Current	V <sub>SHDN</sub> = 0.3V	•		0.1	75	μA
t <sub>ON</sub>	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, $R_L = 100\Omega$ , $V_S = 5V$	•		130		ns
t <sub>OFF</sub>	Turn-Off Time	$V_{\overline{SHDN}} = 4.5V$ to 0.3V, $R_L = 100\Omega$ , $V_S = 5V$	٠		180		ns
SR	Slew Rate	$V_{\rm S} = 5V, A_{\rm V} = -1, R_{\rm L} = 1k, V_{\rm O} = 4V$	•	29	42		V/µs
		$A_V = -10, R_L = 1k, V_0 = 4V$ LT6200-5 LT6200-10	•		190 310		V/µs V/µs
FPBW	Full Power Bandwidth (Note 9)	$V_{S} = 5V, V_{OUT} = 3V_{P-P} (LT6200)$		3.07	4.45		MHz

## The $\bullet$ denotes the specifications which apply over $-40^{\circ}C < T_A < 85^{\circ}C$ temperature range. Excludes the LT6201 in the DD package (Note 3). $V_S = 5V$ , 0V; $V_S = 3V$ , 0V; $V_{CM} = V_{OUT}$ = half supply, $V_{\overline{SHDN}} = OPEN$ , unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$V_{S} = 5V$ , $V_{CM} =$ Half Supply $V_{S} = 3V$ , $V_{CM} =$ Half Supply	•		0.2 1	1.5 2.8	mV mV
		$V_S = 5V$ , $V_{CM} = V^+$ to $V^-$ $V_S = 3V$ , $V_{CM} = V^+$ to $V^-$	•		0.3 1.5	3.5 4.3	mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>-</sup> to V <sup>+</sup>	•		0.2 0.4	2 3	mV mV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 8)	V <sub>CM</sub> = Half Supply	•		2.5	8	µV/ºC
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = Half Supply V <sub>CM</sub> = V <sup>+</sup> V <sub>CM</sub> = V <sup>-</sup>	•	-40 -50	-10 8 -23	18	μΑ μΑ μΑ



**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over  $-40^{\circ}C < T_A < 85^{\circ}C$  temperature range. Excludes the LT6201 in the DD package (Note 3).  $V_S = 5V$ , 0V;  $V_S = 3V$ , 0V;  $V_{CM} = V_{OUT} =$  half supply,  $V_{SHDN} = OPEN$ , unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Δl <sub>B</sub>	I <sub>B</sub> Shift	$V_{CM} = V^-$ to $V^+$			31	68	μA
	I <sub>B</sub> Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^-$ to $V^+$	•		1	9	μA
I <sub>OS</sub>	Input Offset Current	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•		0.1 0.02 0.4	4 4 5	μΑ μΑ μΑ
A <sub>VOL</sub>	Large-Signal Gain	$ \begin{array}{ c c c c c } V_S = 5V,  V_0 = 0.5V \ \text{to} \ 4.5V,  R_L = 1k \ \text{to} \ V_S/2 \\ V_S = 5V,  V_0 = 1.5V \ \text{to} \ 3.5V,  R_L = 100\Omega \ \text{to} \ V_S/2 \\ V_S = 3V,  V_0 = 0.5V \ \text{to} \ 2.5V, R_L = 1k \ \text{to} \ V_S/2 \\ \end{array} $	•	40 7.5 11	70 13 20		V/mV V/mV V/mV
CMRR	Common Mode Rejection Ratio		•	60 80 60	80 100 80		dB dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	V <sub>S</sub> = 5V, V <sub>CM</sub> = 1.5V to 3.5V		75	105		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 3V to 10V	•	60	68		dB
	PSRR Match (Channel-to-Channel) (Note 11)	V <sub>S</sub> = 3V to 10V		60	100		dB
	Minimum Supply Voltage (Note 6)			3			V
V <sub>OL</sub>	Output Voltage Swing LOW (Note 7)	No Load $I_{SINK} = 5mA$ $V_S = 5V, I_{SINK} = 20mA$ $V_S = 3V, I_{SINK} = 20mA$	• • •		18 60 170 175	70 120 310 315	mV mV mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 7)	No Load $I_{SOURCE} = 5mA$ $V_S = 5V$ , $I_{SOURCE} = 20mA$ $V_S = 3V$ , $I_{SOURCE} = 20mA$	• • •		65 115 270 280	120 210 450 500	mV mV mV mV
I <sub>SC</sub>	Short-Circuit Current	$V_S = 5V$ $V_S = 3V$	•	±50 ±30	±80 ±60		mA mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	$V_{S} = 5V$ $V_{S} = 3V$ $V_{SHDN} = 0.3V$	•		22 20 1.4	25.3 23 1.9	mA mA mA
ISHDN	SHDN Pin Current	V <sub>SHDN</sub> = 0.3V	•		220	300	μA
VL	V <sub>SHDN</sub> Pin Input Voltage LOW		•			0.3	V
V <sub>H</sub>	V <sub>SHDN</sub> Pin Input Voltage HIGH			V <sup>+</sup> - 0.5			V
	Shutdown Output Leakage Current	V <sub>SHDN</sub> = 0.3V	•		0.1	75	μA
t <sub>ON</sub>	Turn-On Time	$V_{SHDN} = 0.3V$ to 4.5V, $R_L = 100\Omega$ , $V_S = 5V$			130		ns
t <sub>OFF</sub>	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, $R_L$ = 100 $\Omega$ , $V_S$ = 5V			180		ns
SR	Slew Rate	$V_{S} = 5V, A_{V} = -1, R_{L} = 1k, V_{0} = 4V$	•	23	33		V/µs
		$A_V = -10, R_L = 1k, V_0 = 4V$ LT6200-5 LT6200-10	•		160 260		V/µs V/µs
FPBW	Full Power Bandwidth (Note 9)	$V_{S} = 5V, V_{OUT} = 3V_{P-P} (LT6200)$		2.44	3.5		MHz

#### $T_A = 25^{\circ}C$ , $V_S = \pm 5V$ , $V_{CM} = V_{OUT} = 0V$ , $V_{\overline{SHDN}} = OPEN$ , unless otherwise noted. Excludes the LT6201 in the DD package (Note 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>		1.4 2.5 2.5	4 6 6	mV mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$ \begin{array}{c} V_{CM} = 0V \\ V_{CM} = V^{-} \text{ to } V^{+} \end{array} $		0.2 0.4	1.6 3.2	mV mV 62001fb



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_S = \pm 5V$ , $V_{CM} = V_{OUT} = 0V$ , $V_{SHDN} = OPEN$ , unless otherwise noted. Excludes the LT6201 in the DD package (Note 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = Half Supply	-40	-10		μA
		$V_{CM} = V^+$ $V_{CM} = V^-$	-50	8 23	18	μΑ
ΔI <sub>B</sub>	I <sub>B</sub> Shift	$V_{CM} = V^{-}$ to V <sup>+</sup>	-50	31	68	μA μA
ΔIB	IB Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^- \text{ to } V^+$		0.2	6	μΑ
	Input Offset Current	$V_{CM} = Half Supply$		1.3	7	μΑ
l <sub>os</sub>		$V_{CM} = V^+$		1	7	μΑ
		V <sub>CM</sub> = V <sup>-</sup>		3	12	μA
	Input Noise Voltage	0.1Hz to 10Hz		600		nV <sub>P-P</sub>
en	Input Noise Voltage Density	f = 100kHz f = 10kHz		0.95 1.4	23	nV/√Hz nV/√Hz
i <sub>n</sub>	Input Noise Current Density, Balanced Source Unbalanced Source	f = 10kHz f = 10kHz		2.2 3.5		pA/√Hz pA/√Hz
	Input Resistance	Common Mode Differential Mode		0.57 2.1		MΩ kΩ
C <sub>IN</sub>	Input Capacitance	Common Mode Differential Mode		3.1 4.2		pF pF
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5 V, R_L = 1 k$	115	200		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_0 = \pm 2V, R_L = 100$ $V_{CM} = V^- \text{ to } V^+$	68	96		
UNINN		$V_{CM} = V 10 V$ $V_{CM} = -2V to 2V$	75	100		dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{CM} = -2V$ to $2V$	80	105		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 1.25 V \text{ to } \pm 5 V$	60	68		dB
	PSRR Match (Channel-to-Channel) (Note 6)	$V_{\rm S} = \pm 1.25 \text{V to } \pm 5 \text{V}$	65	100		dB
V <sub>OL</sub>	Output Voltage Swing LOW (Note 7)	No Load		12	50	mV
		I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA		55 150	110 290	mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 7)	No Load		70	130	mV
		$I_{\text{SOURCE}} = 5\text{mA}$		110 225	210 420	mV mV
100	Short-Circuit Current	I <sub>SOURCE</sub> = 20mA	±60	±90	420	mA
I <sub>SC</sub> I <sub>S</sub>	Supply Current per Amplifier		100	20	23	mA
12	Disabled Supply Current per Amplifier	V <sub>SHDN</sub> = 0.3V		1.6	2.1	mA
ISHDN	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$		200	280	μA
VL	V <sub>SHDN</sub> Pin Input Voltage LOW				0.3	V
V <sub>H</sub>	V <sub>SHDN</sub> Pin Input Voltage HIGH		V+-0.5			V
	Shutdown Output Leakage Current	V <sub>SHDN</sub> = 0.3V		0.1	75	μA
t <sub>ON</sub>	Turn-On Time	$V_{\overline{SHDN}}$ = 0.3V to 4.5V, $R_L$ = 100 $\Omega$ , $V_S$ = 5V		130		ns
t <sub>OFF</sub>	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, $R_L$ = 100 $\Omega$ , $V_S$ = 5V		180		ns
GBW	Gain Bandwidth Product	Frequency = 1MHz	110	165		MHz
		LT6200-5 LT6200-10	530 1060	800 1600		MHz MHz
SR	Slew Rate	$A_V = -1, R_L = 1k, V_0 = 4V$	35	50		V/µs
		$A_V = -10, R_L = 1k, V_0 = 4V$				
		LT6200-5 LT6200-10	175 315	250 450		V/µs V/µs
FPBW	Full Power Bandwidth (Note 9)	V <sub>OUT</sub> = 3V <sub>P-P</sub> (LT6200-10)	315	430		MHz
	Setting Time (LT6200, LT6201)	$v_{OUT} = 3v_{P-P}(L10200-10)$ 0.1%, $V_{STEP} = 1$ , $R_L = 1k$		140		ns
t <sub>S</sub>		0.170, VSIEP - 1, 112 - 1K		1-10		62001fb



## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over 0°C < T<sub>A</sub> < 70°C temperature range. Excludes the LT6201 in the DD package (Note 3). V<sub>S</sub> = ±5V, V<sub>CM</sub> = V<sub>OUT</sub> = 0V, V<sub>SHDN</sub> = OPEN, unless

otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•		1.9 3.5 3.5	4.5 7.5 7.5	mV mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = 0V$ $V_{CM} = V^-$ to V <sup>+</sup>	•		0.2 0.4	1.8 3.4	mV mV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 8)	V <sub>CM</sub> = Half Supply			8.2	24	μV/ºC
Ι <sub>Β</sub>	Input Bias Current	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•	-40 -50	-10 8 -23	18	μΑ μΑ μΑ
$\Delta I_B$	I <sub>B</sub> Shift	$V_{CM} = V^-$ to V <sup>+</sup>	•		31	68	μA
	I <sub>B</sub> Match (Channel-to-Channel) (Note 11)	$V_{CM} = V^-$ to V+	•		1	9	μA
I <sub>OS</sub>	Input Offset Current	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•		1.3 1 3.5	10 10 15	μΑ μΑ μΑ
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5V, R_L = 1k$ $V_0 = \pm 2V, R_L = 100$	•	46 7.5	80 13.5		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^-$ to V <sup>+</sup> $V_{CM} = -2V$ to 2V	•	65 75	90 100		dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{CM} = -2V$ to 2V	•	75	105		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5V$ to $\pm 5V$	•	60	65		dB
	PSRR Match (Channel-to-Channel) (Note 6)	$V_{S} = \pm 1.5 V$ to $\pm 5 V$	•	60	100		dB
V <sub>OL</sub>	Output Voltage Swing LOW (Note 7)	No Load I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA	•		16 60 170	70 120 310	mV mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 7)	No Load I <sub>SOURCE</sub> = 5mA I <sub>SINK</sub> = 20mA	•		85 125 265	150 230 480	mV mV mV
I <sub>SC</sub>	Short-Circuit Current		•	±60	±90		mA
I <sub>S</sub>	Supply Current per Amplifier Disabled Supply Current per Amplifier	V <sub>SHDN</sub> = 0.3V	•		25 1.6	29 2.1	mA mA
I <sub>SHDN</sub>	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$	•		215	295	μA
VL	V <sub>SHDN</sub> Pin Input Voltage LOW					0.3	V
V <sub>H</sub>	V <sub>SHDN</sub> Pin Input Voltage HIGH		•	V <sup>+</sup> - 0.5			V
	Shutdown Output Leakage Current	V <sub>SHDN</sub> = 0.3V	•		0.1	75	μA
t <sub>ON</sub>	Turn-On Time	$V_{\overline{SHDN}}$ = 0.3V to 4.5V, $R_L$ = 100 $\Omega$ , $V_S$ = 5V			130		ns
t <sub>OFF</sub>	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, $R_L$ = 100 $\Omega$ , $V_S$ = 5V			180		ns
SR	Slew Rate	$A_V = -1, R_L = 1k, V_0 = 4V$		31	44		V/µs
		$A_V = -10, R_L = 1k, V_0 = 4V$ LT6200-5 LT6200-10	•	150 290	215 410		V/µs V/µs
FPBW	Full Power Bandwidth (Note 9)	V <sub>OUT</sub> = 3V <sub>P-P</sub> (LT6200-10)	•	30	43		MHz





## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over $-40^{\circ}C < T_A < 85^{\circ}C$ temperature range. Excludes the LT6201 in the DD package (Note 3). $V_S = \pm 5V$ , $V_{CM} = V_{OUT} = 0V$ , $V_{\overline{SHDN}} = OPEN$ , unless

otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$V_{CM}$ = Half Supply $V_{CM}$ = V <sup>+</sup> $V_{CM}$ = V <sup>-</sup>	•		1.9 3.5 3.5	4.5 7.5 7.5	mV mV mV
	Input Offset Voltage Match (Channel-to-Channel) (Note 11)	$V_{CM} = 0V$ $V_{CM} = V^-$ to V <sup>+</sup>	•		0.2 0.4	2 3.6	mV mV
V <sub>OS</sub> TC	Input Offset Voltage Drift (Note 8)	V <sub>CM</sub> = Half Supply	•		8.2	24	μV/ºC
IB	Input Bias Current	V <sub>CM</sub> = Half Supply V <sub>CM</sub> = V <sup>+</sup> V <sub>CM</sub> = V <sup>-</sup>	•	-40 -50	-10 8 -23	18	μΑ μΑ μΑ
$\Delta I_B$	I <sub>B</sub> Shift	$V_{CM} = V^- $ to $V^+$	•		31	68	μA
	I <sub>B</sub> Match (Channel-to-Channel) (Note 11)				4	12	μA
I <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = Half Supply V <sub>CM</sub> = V <sup>+</sup> V <sub>CM</sub> = V <sup>-</sup>	•		1.3 1 3.5	10 10 15	μΑ μΑ μΑ
A <sub>VOL</sub>	Large-Signal Gain	$V_0 = \pm 4.5V, R_L = 1k$ $V_0 = \pm 2V R_L = 100$	•	46 7.5	80 13.5		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^-$ to V <sup>+</sup> $V_{CM} = -2V$ to 2V	•	65 75	90 100		dB dB
	CMRR Match (Channel-to-Channel) (Note 11)	$V_{CM} = -2V$ to 2V	•	75	105		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 1.5V$ to $\pm 5V$	•	60	65		dB
	PSRR Match (Channel-to-Channel) (Note 6)	$V_{S} = \pm 1.5V$ to $\pm 5V$	•	60	100		dB
V <sub>OL</sub>	Output Voltage Swing LOW (Note 7)	No Load I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 20mA	•		16 60 170	75 125 310	mV mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 7)	No Load I <sub>SOURCE</sub> = 5mA I <sub>SINK</sub> = 20mA	•		85 125 265	150 230 480	mV mV mV
I <sub>SC</sub>	Short-Circuit Current		•	±60	±90		mA
I <sub>S</sub>	Supply Current Disabled Supply Current	V <sub>SHDN</sub> = 0.3V	•		25 1.6	29 2.1	mA mA
ISHDN	SHDN Pin Current	$V_{\overline{SHDN}} = 0.3V$	•		215	295	μA
VL	V <sub>SHDN</sub> Pin Input Voltage LOW		•			0.3	V
V <sub>H</sub>	V <sub>SHDN</sub> Pin Input Voltage HIGH		•	V <sup>+</sup> - 0.5			V
	Shutdown Output Leakage Current	V <sub>SHDN</sub> = 0.3V	•		0.1	75	μA
t <sub>ON</sub>	Turn-On Time	$V_{\overline{SHDN}} = 0.3V$ to 4.5V, $R_L = 100\Omega$ , $V_S = 5V$			130		ns
t <sub>OFF</sub>	Turn-Off Time	$V_{\overline{SHDN}}$ = 4.5V to 0.3V, R <sub>L</sub> = 100 $\Omega$ , V <sub>S</sub> = 5V			180		ns
SR	Slew Rate	$A_V = -1, R_L = 1k, V_0 = 4V$		31	44		V/µs
		$A_V = -10, R_L = 1k, V_0 = 4V$ LT6200-5 LT6200-10	•	125 260	180 370		V/µs V/µs
FPBW	Full Power Bandwidth (Note 9)	V <sub>OUT</sub> = 3V <sub>P-P</sub> (LT6200-10)		27	39		MHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime

Note 2: Inputs are protected by back-to-back diodes. If the differential input voltage exceeds 0.7V, the input current must be limited to less than 40mA. This parameter is guaranteed to meet specified performance through design and/or characterization. It is not 100% tested.



### **ELECTRICAL CHARACTERISTICS**

**Note 3:** A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely. The LT6201 in the DD package is limited by power dissipation to VS  $\leq$  5V, 0V over the commercial temperature range only.

**Note 4:** The LT6200C/LT6200I and LT6201C/LT6201I are guaranteed functional over the temperature range of -40°C and 85°C (LT6201DD excluded).

**Note 5:** The LT6200C/LT6201C are guaranteed to meet specified performance from 0°C to 70°C. The LT6200C/LT6201C are designed, characterized and expected to meet specified performance from -40°C to 85°C, but are not tested or QA sampled at these temperatures. The LT6200I is guaranteed to meet specified performance from -40°C to 85°C.

**Note 6:** Minimum supply voltage is guaranteed by power supply rejection ratio test.

**Note 7:** Output voltage swings are measured between the output and power supply rails.

Note 8: This parameter is not 100% tested.


Note 9: Full-power bandwidth is calculated from the slew rate: FPBW = SR/ $2\pi V_P$ 


**Note 10:** Thermal resistance varies depending upon the amount of PC board metal attached to the V– pin of the device.  $\theta_{JA}$  is specified for a certain amount of 2oz copper metal trace connecting to the V– pin as described in the thermal resistance tables in the Application Information section.

**Note 11:** Matching parameters on the LT6201 are the difference between the two amplifiers. CMRR and PSRR match are defined as follows: CMRR and PSRR are measured in  $\mu$ V/V on the identical amplifiers. The difference is calculated in  $\mu$ V/V. The result is converted to dB.


**Note 12:** There are reverse biased ESD diodes on all inputs and outputs as shown in Figure 1. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient in nature and limited to less than 30mA, no damage to the device will occur.

### **TYPICAL PERFORMANCE CHARACTERISTICS**











Supply Current vs Supply Voltage 30 T<sub>A</sub> = 125°C 25 SUPPLY CURRENT (mA) 20  $T_A = 25^{\circ}C$ 15  $T_A = -55^{\circ}C$ 10 5 0 ٥ 6 8 10 12 2 4 14 TOTAL SUPPLY VOLTAGE (V) 6200 G04

Offset Voltage vs Input Common Mode Voltage





Input Bias Current vs Common Mode Voltage







#### **TYPICAL PERFORMANCE CHARACTERISTICS**









Minimum Supply Voltage




Output Short-Circuit Current vs Power Supply Voltage




Open-Loop Gain











**Offset Voltage vs Output Current** 





### TYPICAL PERFORMANCE CHARACTERISTICS



-150

-250

-300

0

1

2

SHDN PIN VOLTAGE (V)

3

4

5

6200 G21b

<u>SHDN</u> -200



62001fb

8

6

4

2

0 0

1

 $T_A = -55^{\circ}C$ 

2

**SHDN** PIN VOLTAGE (V)

3


4

5


6200 G21a


#### LT6200/LT6200-5 LT6200-10/LT6201

#### TYPICAL PERFORMANCE CHARACTERISTICS LT6200, LT6201




Open-Loop Gain vs Frequency






Gain Bandwidth and Phase Margin vs Supply Voltage




Slew Rate vs Temperature 140  $A_V = -1$  $R_F = R_G = 1k$ 120  $R_L = 1k$ V<sub>S</sub> = ±5V RISING 100 SLEW RATE (V/µs)  $V_S = \pm 5V$  FALLING 80 60 40  $V_S = \pm 2.5V \text{ RISING}$  $V_{S} = \pm 2.5 V FALLING$ 20 0 -55 -35 -15 5 25 45 65 85 105 125 TEMPERATURE (°C) 6200 G26

**Output Impedance vs Frequency** 





Common Mode Rejection Ratio vs Frequency




62001fb












Settling Time vs Output Step (Noninverting)




Settling Time vs Output Step (Inverting)




Maximum Undistorted Output Signal vs Frequency







Distortion vs Frequency,  $A_V = 1$ -50 -60 -70 -70




Distortion vs Frequency,  $A_V = 2$ 










5V Large-Signal Response









±5V Large-Signal Response









<sup>62001</sup>fb

16



50

50ns/DIV


 $V_{S} = 5V, 0V$ 

CL = 10.8pF SCOPE PROBE


 $A_V = 5$ 

 $R_L = 1k$ 

6200 G6





0nV




18












2nd and 3rd Harmonic Distortion vs Frequency






±5V Large-Signal Response


**Output-Overdrive Recovery** 







Input Referred High Frequency Noise Spectrum





#### **APPLICATIONS INFORMATION**

#### Amplifier Characteristics

Figure 1 shows a simplified schematic of the LT6200 family, which has two input differential amplifiers in parallel that are biased on simultaneously when the common mode voltage is at least 1.5V from either rail. This topology allows the input stage to swing from the positive supply voltage to the negative supply voltage. As the common mode voltage swings beyond  $V_{CC} - 1.5V$ , current source  $I_1$  saturates and current in Q1/Q4 is zero. Feedback is maintained through the Q2/Q3 differential amplifier, but with an input  $g_m$  reduction of 1/2. A similar effect occurs with  $I_2$  when the common mode voltage swings within 1.5V of the negative rail. The effect of the  $g_m$  reduction is a shift in the  $V_{OS}$  as  $I_1$  or  $I_2$  saturate.


Input bias current normally flows out of the + and - inputs. The magnitude of this current increases when the input common mode voltage is within 1.5V of the negative rail, and only Q1/Q4 are active. The polarity of this current reverses when the input common mode voltage is within 1.5V of the positive rail and only Q2/Q3 are active.

The second stage is a folded cascode and current mirror that converts the input stage differential signals to a single ended output. Capacitor C1 reduces the unity cross frequency and improves the frequency stability without degrading the gain bandwidth of the amplifier. The differential drive generator supplies current to the output transistors that swing from rail-to-rail. The LT6200-5/LT6200-10 are decompensated op amps for higher gain applications. These amplifiers maintain identical DC specifications with the LT6200, but have a reduced Miller compensation capacitor  $C_M$ . This results in a significantly higher slew rate and gain bandwidth product.

#### **Input Protection**

There are back-to-back diodes. D1 and D2, across the + and – inputs of these amplifiers to limit the differential input voltage to  $\pm 0.7$ V. The inputs of the LT6200 family do not have internal resistors in series with the input transistors. This technique is often used to protect the input devices from overvoltage that causes excessive currents to flow. The addition of these resistors would significantly degrade the low noise voltage of these amplifiers. For instance, a 100 $\Omega$  resistor in series with each input would generate 1.8nV/ $\sqrt{Hz}$  of noise, and the total amplifier noise voltage would rise from 0.95nV/vHz to 2.03nV/vHz. Once the input differential voltage exceeds ±0.7V, steady-state current conducted though the protection diodes should be limited to  $\pm 40$ mA. This implies  $25\Omega$  of protection resistance per volt of continuous overdrive beyond ±0.7V. The input diodes are rugged enough to handle transient currents due to amplifier slew rate overdrive or momentary clipping without these resistors.

Figure 2 shows the input and output waveforms of the LT6200 driven into clipping while connected in a gain of





### **APPLICATIONS INFORMATION**

 $A_V = 1$ . In this photo, the input signal generator is clipping at ±35mA, and the output transistors supply this generator current through the protection diodes.




Figure 2.  $V_S = \pm 2.5V$ ,  $A_V = 1$  with Large Overdrive

#### ESD

The LT6200 has reverse-biased ESD protection diodes on all inputs and outputs as shown in Figure 1. If these pins are forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to 30mA or less, no damage to the device will occur.

#### Noise

The noise voltage of the LT6200 is equivalent to that of a 56 $\Omega$  resistor, and for the lowest possible noise it is desirable to keep the source and feedback resistance at or below this value, i.e.,  $R_S + R_G//R_{FB} \leq 56\Omega$ . With  $R_S + R_G//R_{FB} = 56\Omega$  the total noise of the amplifier is:  $e_n = \sqrt{(0.95 nV)^2 + (0.95 nV)^2} = 1.35 nV$ . Below this resistance value, the amplifier dominates the noise, but in the resistance region between  $56\Omega$  and approximately  $6k\Omega$ , the noise is dominated by the resistor thermal noise. As the total resistance is further increased, beyond 6k, the noise current multiplied by the total resistance eventually dominates the noise.

For a complete discussion of amplifier noise, see the LT1028 data sheet.

#### **Power Dissipation**

The LT6200 combines high speed with large output current in a small package, so there is a need to ensure that the die's junction temperature does not exceed 150°C. The LT6200 is housed in a 6-lead TSOT-23 package. The package has the V<sup>-</sup> supply pin fused to the lead frame to enhance the thermal conductance when connecting to a ground plane or a large metal trace. Metal trace and plated through-holes can be used to spread the heat generated by the device to the backside of the PC board. For example, on a 3/32" FR-4 board with 2oz copper, a total of 270 square millimeters connects to Pin 2 of the LT6200 in an TSOT-23 package will bring the thermal resistance,  $\theta_{IA}$ , to about 135°C/W. Without extra metal trace beside the power line connecting to the V<sup>-</sup> pin to provide a heat sink, the thermal resistance will be around 200°C/W. More information on thermal resistance with various metal areas connecting to the  $V^-$  pin is provided in Table 1.

#### Table 1. LT6200 6-Lead TSOT-23 Package

<u>v</u>					
BOARD AREA (MM <sup>2</sup> )	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)				
2500	135°C/W				
2500	145°C/W				
2500	160°C/W				
2500	200°C/W				
	(MM <sup>2</sup> ) 2500 2500 2500				

Device is mounted on topside.

Junction temperature  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  as follows:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + (\mathsf{P}_{\mathsf{D}} \bullet \Theta_{\mathsf{J}}\mathsf{A})$$

The power dissipation in the IC is the function of the supply voltage, output voltage and the load resistance. For a given supply voltage, the worst-case power dissipation  $P_{D(MAX)}$  occurs at the maximum quiescent supply current and at the output voltage which is half of either supply voltage (or the maximum swing if it is less than 1/2 the supply voltage).  $P_{D(MAX)}$  is given by:

 $P_{D(MAX)} = (V_{S} \bullet I_{S(MAX)}) + (V_{S}/2)^{2}/R_{L}$ 

Example: An LT6200 in TSOT-23 mounted on a 2500 mm<sup>2</sup> area of PC board without any extra heat spreading plane connected to its  $V^-$  pin has a thermal resistance of

### **APPLICATIONS INFORMATION**

200°C/W,  $\theta_{JA}$ . Operating on ±5V supplies driving 50 $\Omega$ loads, the worst-case power dissipation is given by:

 $P_{D(MAX)} = (10 \cdot 23mA) + (2.5)^2/50$ = 0.23 + 0.125 = 0.355W

The maximum ambient temperature that the part is allowed to operate is:

 $T_A = T_J - (P_{D(MAX)} \bullet 200^{\circ}C/W)$ 

$$= 150^{\circ}\text{C} - (0.355\text{W} \cdot 200^{\circ}\text{C/W}) = 79^{\circ}\text{C}$$

To operate the device at higher ambient temperature, connect more metal area to the V<sup>-</sup> pin to reduce the thermal resistance of the package as indicated in Table 1.

#### **DD Package Heat Sinking**

The underside of the DD package has exposed metal  $(4mm^2)$  from the lead frame where the die is attached. This provides for the direct transfer of heat from the die junction to printed circuit board metal to help control the maximum operating junction temperature. The dual-in-line pin arrangement allows for extended metal beyond the ends of the package on the topside (component side) of


### PACKAGE DESCRIPTION

a PCB. Table 2 summarizes the thermal resistance from the die junction-to-ambient that can be obtained using various amounts of topside metal (2oz copper) area. On mulitlayer boards, further reductions can be obtained using additional metal on inner PCB layers connected through vias beneath the package.

#### Table 2, 1T6200 8-1 ead DD Package

COPPER AREA TOPSIDE (mm <sup>2</sup> )	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)			
4	160°C/W			
16	135°C/W			
32	110°C/W			
64	95°C/W			
130	70°C/W			

The LT6200 amplifier family has thermal shutdown to protect the part from excessive junction temperature. The amplifier will shut down to approximately 1.2mA supply current per amplifier if the maximum temperature is exceeded. The LT6200 will remain off until the junction temperature reduces to about 135°C, at which point the amplifier will return to normal operation.



3. ALL DIMENSIONS ARE IN MILLIMETERS

5. EXPOSED PAD SHALL BE SOLDER PLATED


6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON TOP AND BOTTOM OF PACKAGE






#### PACKAGE DESCRIPTION



THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)


Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. S08 0303

#### TYPICAL APPLICATION



Rail-to-Rail High Speed Low Noise Instrumentation Amplifier

Instrumentation Amplifier Frequency Response



#### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1028	Single, Ultra Low Noise 50MHz Op Amp	1.1nV/√Hz
LT1677	Single, Low Noise Rail-to-Rail Amplifier	3V Operation, 2.5mA, 4.5nV/ $\sqrt{\text{Hz}}$ , 60 $\mu$ V Max V <sub>0S</sub>
LT1722/LT1723/LT1724	Single/Dual/Quad Low Noise Precision Op Amp	70V/ $\mu$ s Slew Rate, 400 $\mu$ V Max V <sub>OS</sub> , 3.8nV/ $\sqrt{Hz}$ , 3.7mA
LT1806/LT1807	Single/Dual, Low Noise 325MHz Rail-to-Rail Amplifier	2.5V Operation, 550 $\mu$ V Max V <sub>OS</sub> , 3.5nV/ $\sqrt{Hz}$
LT6203	Dual, Low Noise, Low Current Rail-to-Rail Amplifier	1.9nV/ <del>√Hz</del> , 3mA Max, 100MHz Gain Bandwidth

